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Abstract
While the cost of computation is an easy to understand local
property, the cost of data movement on cached architectures
depends on global state, does not compose, and is hard to
predict. As a result, programmers often fail to consider the
cost of data movement. Existing cache models and simulators
provide the missing information but are computationally ex-
pensive. We present a lightweight cache model for fully
associative caches with least recently used (LRU) replace-
ment policy that gives fast and accurate results. We count
the cache misses without explicit enumeration of all memory
accesses by using symbolic counting techniques twice: 1)
to derive the stack distance for each memory access and 2) to
count the memory accesses with stack distance larger than
the cache size. While this technique seems infeasible in the-
ory, due to non-linearities after the first round of counting,
we show that the counting problems are sufficiently linear in
practice. Our cache model often computes the results within
seconds and contrary to simulation the execution time is
mostly problem size independent. Our evaluation measures
modeling errors below 0.6% on real hardware. By provid-
ing accurate data placement information we enable memory
hierarchy aware software development.
CCS Concepts • Software and its engineering → Soft-
ware performance; Compilers.
Keywords static analysis, cache model, performance tool
1 Introduction
Most programmers know the time complexity of their al-
gorithms and tune codes by minimizing computation. Yet,
ever increasing data-movement costs urge them to pay more
attention to data-locality as a prerequisite for peak perfor-
mance. When considering different implementation variants
of an algorithm, we typically have a good understanding of
which variant performs less computation or can be vector-
ized well. Selecting the optimal tile size or deciding which
loop fusion choice is optimal is far less intuitive. Essentially,
we lack a perception of the cache state that allows us to
reason about data movement.
Data-locality optimizations are often pushed to the end of
the development cycle when the code is available for bench-
marking. But at this stage eliminating fundamental design
flaws may be hard. We believe a cache model responsive
enough to be part of the day-to-day workflow of a perfor-
mance engineer can provide the necessary guidance to make
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Figure 1. Scaling of the cachemodel compared to simulation.
good design choices upfront. After the completion of the de-
velopment, the very same model could provide the necessary
data for accurate model driven automatic memory tuning.
We present HayStack1 the first cache model for fully as-
sociative caches with least recently used (LRU) replacement
policy which is both fast and accurate. At the core of our
model, we calculate the LRU stack distance [29] (also called
reuse distance [5, 15, 43]) symbolically for each memory ac-
cess. The stack distance counts the distinct memory accesses
between two subsequent accesses of the same memory lo-
cation. All memory accesses with distance shorter than the
cache size hit a fully associative LRU cache.
We show in Figure 1 the scaling of HayStack compared to
the Dinero IV [17] cache simulator for increasing problem
sizes. The simulation times are proportional to the problem
size since simulators [7, 10, 17, 25] enumerate all memory ac-
cesses.We use the Barvinok algorithm [40] to count the cache
misses. The algorithm avoids explicit enumeration by deriv-
ing symbolic expressions that evaluate to the cardinality of
the counted affine integer sets and maps. As demonstrated by
the flat GEMM scaling curve, this symbolic counting makes
the model execution time problem size independent. Even for
Cholesky factorization, with its known non-linearities [6]
that prevent full symbolic counting, the scaling of the execu-
tion time remains flat compared to simulation.
1https://github.com/spcl/haystack
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While computing stack distances for static control pro-
grams is a well known technique, reducing stack distance
information for all dynamic memory accesses to a single
cache miss count is difficult. Beyls et al. [6] show that stack
distances in general are non-affine. The divisions introduced
when modeling cache lines add even more non-affine con-
straints. While symbolic summation over affine constraint
sets is possible with the Barvinok algorithm, symbolic count-
ing over non-affine constraints is considered hard in general.
In this work, we show that this generally hard problem can
in practice become surprisingly tractable if non-linearities
are carefully eliminated by either specialization or partial
enumeration. As a result we contribute:
• The first efficient cache model to accurately predict
static affine programs on fully associative LRU caches.
• An efficient hybrid algorithm that combines symbolic
counting with partial enumeration to reduce the as-
ymptotic cost of the cache miss counting.
• A set of simplification techniques that exploit the reg-
ular patterns induced by the cache line structure to
make the stack distance polynomials affine.
• An exhaustive evaluation which shows that our cache
model performs well in practice with large speedups
compared to existing approaches while achieving high
accuracy compared to measurements on real hardware.
2 Background
We first introduce our hardware model, provide background
on cache misses, explain the concept of affine integer sets
and maps, and discuss the set of considered programs.
2.1 Hardware Model
A cache implements various complex and sometimes undis-
closed policies that define the exact behavior. We deliberately
model a generic cachewith full associativity and LRU replace-
ment policy. When writing, we assume the caches allocate a
cache line and load the memory reference if necessary (write-
allocate) and then forward the write to all higher-level caches
(write-through). We parametrize our cache model with the
cache line size L and the cache size C in bytes. When mod-
eling multiple cache hierarchy levels, we assume inclusive
caches and specify the cache size for every hierarchy level.
These design choices avoid an overly detailed model that is
only correct in a very controlled environment with know
data alignment and allocation. As shown by Section 4.2, we
still model enough detail to produce actionable and accurate
results in practice.
2.2 Cache Misses
We assume that the modeled programs run in isolation and
that their execution starts with an empty cache. We count
data accesses and ignore instruction fetches.
According to Hill [23], we distinguish three types of cache
misses; 1) compulsory misses happen if a program accesses
a cache line for the first time, 2) capacity misses happen
if a program accesses too many distinct cache lines before
accessing a cache line again, and 3) conflict misses happen if
a program accesses to many distinct cache lines that map to
the same cache set of an associative cache before accessing a
cache line again. We model fully associative caches and thus
compute only compulsory and capacity misses.
Not every access of a program variable translates in a
cache access as the compiler may place scalar variables in
registers. Compiler and hardware techniques such as out-
of-order execution also change the order of the memory
accesses. We assume all scalar variables are buffered in reg-
isters and count only array accesses in the order provided
by the compiler front end.
The cache misses measured when profiling a program
depend on many factors generally unknown to an analyti-
cal cache model, for example, concurrent programs or the
operating system may pollute the caches or the hardware
prefetchers may load more data than necessary. We do not
consider this system noise and instead provide an approxi-
mate but deterministic cache model.
2.3 Integer Sets and Maps
We use sets and maps of integer tuples to count the cache
misses. We next define the relevant set and map operations
necessary for the model implementation. These operations
are a subset of the functionality provided by the integer set
library (isl) [38].
An affine set
S = {(i0, . . . , in) : con(i0, . . . , in)}
defines the subset of integer tuples (i0, . . . , in) ∈ Zn that
satisfy the constraints con(i0, . . . , in). The constraints are
Presburger formulas that combine affine expressions with
comparison operators, boolean operators, and existential
quantifiers. Presburger arithmetic [21] also admits floor di-
vision and modulo with a constant divisor.
An affine map
R = {(i0, . . . , in) → (j0, . . . , jm) : con(i0, . . . , in , j0, . . . , jm)}
defines the relation from integer tuples (i0, . . . , in) ∈ Zn
to integer tuples (j0, . . . , jm) ∈ Zm that satisfy the con-
straints con(i0, . . . , in , j0, . . . , jm) where the constraints have
the same restrictions as the set constraints. The domainRdom
defines the set of the integer tuples (i0, . . . , in) of the input
dimensions for which a relation exists, and conversely the
range Rran defines the set of integer tuples (j0, . . . , jm) of
the output dimensions for which a relation exists.
Both sets and maps support the set operations intersection
S1 ∩ S2, union S1 ∪ S2, projection, and cardinality |S|. The
domain intersection R ∩dom S intersects the domain of the
map R with the set S. Maps also support the map operations
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1 int sum = 0;
2 for(int i=0; i<4; ++i)
3 S0: M[i] = i;
4 for(int j=0; j<4; ++j)
5 S1: sum += M[3-j];
Figure 2. Example program used for illustration.
S-1
A-1S
A
schedule values 
(0,i); (1,j) : i,j=[0..3]
memory locations
M(k) : k=[0..3]
statement instances
S0(i); S1(j) : i,j=[0..3]
Figure 3. The statement instances and the related schedule
values (schedule S) and memory accesses (access map A) are
sufficient to compute the cache misses of a program.
composition R2 ◦ R1 and inversion R−1. The operator
lexmin(R) = {(i0, . . . , in) → (m0, . . . ,mm) :
∄(i0, . . . , in) → (j0, . . . , jm) ∈ R,
s.t. (j0, . . . , jm) ≺ (m0, . . . ,mm)}
computes for every input tuple (i0, . . . , in) the lexicographic
smallest output tuple (m0, . . . ,mm) of all tuples (j0, . . . , jm)
related to the input tuple.
A named set or map prefixes the integer tuples with names
that convey semantic information. For example, we prefix
the array element M(2) with the array name and the state-
ment instance S0(1) with statement name. We use statement
names starting with the letter S and array names starting
with any other letter. The names are semantically equivalent
to an additional tuple dimension.
2.4 Static Control Programs
Our cache model analyzes affine static control programs con-
sisting of loop nests with known loop bounds that perform
array accesses with affine index expressions. Figure 2 shows
an example program with two statements: the statement S0
initializes an array M and the statement S1 accumulates the
array elements. Before analyzing a program, we extract the
sets and maps that specify the statement execution order
and the memory access offsets.
The iteration domain
I = {S0(i) : 0 ≤ i < 4; S1(j) : 0 ≤ j < 4}
defines the set of all executed statement instances. For the
two statements of the example program, the loop variables
i and j are limited to the range zero to three. To define the
execution order, the schedule
S = {S0(i) → (0, i); S1(j) → (1, j)} ∩dom I
S0(2) S0(3) S1(0) S1(1)S0(1)S0(0) S1(2) S1(3)(1)
M(2) M(3) M(3) M(2)M(1)M(0) M(1) M(0)(2)
in cache?
cache hit =
1,  if  |{M(1), M(2), M(3)}| ≤ cache size
0,  otherwise
Figure 4. The (1) statement instance and the (2) memory
access trace of the example program allow us to compute if
the access M(1) of the statement S1(2) hits the cache.
maps the statement instances to a multi-dimensional sched-
ule value. The statement instances then execute according to
the lexicographic order of the schedule values. The intersec-
tion with the iteration domain I limits the schedule domain
to the program loop bounds. The access map
A = {S0(i) → M(i); S1(j) → M(3 − j)}
maps the array accesses of the statement instances to the ac-
cessed array elements. The iteration domain I, the schedule
S, and the access map A capture all relevant program prop-
erties necessary to evaluate the cache model. Figure 3 shows
how the schedule S and the access map A relate statement
instances, schedule values, and memory locations.
3 Cache Model
Our cache model computes for every memory access the
stack distance parametric in the loop variables and counts the
instances with a stack distance larger than the cache capacity
to determine the capacity misses. All memory accesses with
undefined backward stack distance access the cache line for
the first time and count as compulsory misses.
Figure 4 shows the computation of the capacity misses for
the example program introduced by Figure 2: (1) enumerates
the statement instances according to the schedule S and
(2) applies the access map A to the statement instances to
compute the memory trace. Assuming the array element size
is equal to the cache line size, the stack distance corresponds
to the cardinality of the set {M(1), M(2), M(3)} which contains
the array elements accessed between and including the two
subsequent accesses of M(1). The second access of M(1) hits
the cache if the cardinality of the set is lower than or equal
to the cache capacity.
3.1 Computing the Stack Distance
The stack distance computation counts the number of dis-
tinct memory accesses between subsequent accesses of the
same memory location. We determine for every memory
reference the last access to the same memory location and
count the set of memory accesses since this last access to
obtain the stack distance parametric in the loop variables.
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For our example program, the stack distance of the mem-
ory access in statement S1 is equal to the loop variable j plus
one. We can thus express the stack distance of the memory
access with the map
D = {S1(j) → j + 1 : 0 ≤ j < 4}
limited to the statement iteration domain. As the statement S0
accesses all array elements for the first time its backward
stack distance is undefined and the accesses count as com-
pulsory misses.
Our discussion of the stack distance computation initially
assumes that every statement performs at most one access
of a one-dimensional array with an element size equal to the
cache line size. At the end of this section, we show how to
overcome these limitations.
The memory accesses execute according to the statement
execution order defined by the schedule. The map
L≺ = {(i0, . . . , in) → (j0, . . . , jn) :
(i0, . . . , in) ≺ (j0, . . . , jn)∧
(i0, . . . , in), (j0, . . . , jn) ∈ Sran}
relates the schedule values (i0, . . . , in) to all lexicographically
larger schedule values (j0, . . . , jn) and the map
L⪯ = {(i0, . . . , in) → (j0, . . . , jn) :
(i0, . . . , in) ⪯ (j0, . . . , jn)∧
(i0, . . . , in), (j0, . . . , jn) ∈ Sran}
relates the schedule values (i0, . . . , in) to all lexicographically
larger or equal schedule values (j0, . . . , jn). Later on, we use
these helper maps to filter relations by execution order.
The stack distance computation first identifies all accesses
to the same array element. The equal map
E = S ◦ A−1 ◦ A ◦ S−1
relates each schedule value to all schedule values that access
the same array element. The concatenation A ◦ S−1 maps
the schedule values to the accessed array elements and its
reverse S◦A−1 maps the accesses back to the schedule values.
For our example program, the composition
A ◦ S−1 = {(0, i) → M(i) : 0 ≤ i < 4;
(1, j) → M(3 − j) : 0 ≤ j < 4}
relates the schedule values to the accesses of the array M. The
equal map then relates all schedule values that access the
same array element. For example, the relations (0, i) → M(i)
and (1, j) → M(3 − j) access the same array element if i is
equal to 3 − j. The resulting equal map
E = {(0, i) → (0, i) : 0 ≤ i < 4;
(1, j) → (1, j) : 0 ≤ j < 4;
(0, i) → (1, j) : j = 3 − i ∧ 0 ≤ i < 4;
(1, j) → (0, i) : i = 3 − j ∧ 0 ≤ j < 4}
S0(2) S0(3) S1(0) S1(1)S0(1)S0(0) S1(3)
F
S1(2)
N-1
S-1◦L≤◦S
S0(2) S0(3) S1(0) S1(1)S0(1)S0(0) S1(2) S1(3)
B
S-1◦L≤-1◦ S
S0(2) S0(3) S1(0) S1(1)S0(1)S0(0) S1(3)
F∩B 
S1(2)
M(2) M(3) M(3) M(2)M(1)M(0) M(1) M(0)
S0(2) S0(3) S1(0) S1(1)S0(1)S0(0) S1(3)
A◦(F∩B) 
S1(2)
Figure 5. The relations of the forward map F and the back-
ward map B for the statement instance S1(2) of the example
program (the forward map F corresponds to the concate-
nation of the blue backward arrow and the black forward
arrows). The map intersection defines the statement instance
between and including the two accesses of M(1). The concate-
nation with the map A yields the related memory accesses.
contains the relation (0, i) → (1, j) with j = 3 − i and its
reverse but also the self relations of the schedule values.
The lexicographically shortest relations of the equal map
denote the subsequent accesses to the same array element
which are closest in time. The next map
N = S−1 ◦ lexmin(L≺ ∩ E) ◦ S
intersects the equal map E with the map L≺ to filter out
all backward in time and self relations and the lexmin op-
erator removes all forward in time relations except for the
shortest ones. We compose the result with S and S−1 to con-
vert the schedule values to statement instances. The next
map consequently relates every statement instance to the
next statement instance that accesses the same array ele-
ment. For our example program, the equal map contains
only the forward relation (0, i) → (1, j) which means the
lexmin operator has no effect since there is only one relation
per statement instance. The next map
N = {S0(i) → S1(j) : j = 3 − i ∧ 0 ≤ i < 4}
thus relates the instances of statement S0 to the instances of
statement S1 that access the same array element.
The next map contains subsequent statement instances
that access the same array element but not the statement in-
stances executed in between. To compute them, we intersect
the set of statement instances executed after the first access
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with the set of statement instances executed before the sec-
ond access of the same array element. Figure 5 illustrates
this intersection. The backward map
B = S−1 ◦ L−1⪯ ◦ S
relates the statement instances to all statement instances
with lexicographically smaller or equal schedule value. The
maps S and S−1 convert from statement instances to schedule
values and back. The forward map
F = (S−1 ◦ L⪯ ◦ S) ◦ N−1
relates the statement instances to all statement instances
with lexicographically larger or equal schedule value than
the statement instance that last accessed the same array ele-
ment. We reverse the next map N to compute the statement
instance that accessed the array element last. The intersec-
tion of the forward map and the backward map contains all
statement instances executed between subsequent accesses
of the same array element.
Figure 5 shows the forward and backward map relations
for the statement instance S1(2) of the example program
that accesses the array element M(1). The forward map F
corresponds to the concatenation of the blue backward arrow
and the black forward arrows. The intersection of the two
maps contains the statement instances executed between the
subsequent accesses of the array element M(1). We finally
concatenate this intersection with the access mapA to obtain
the stack distance map that relates every statement instance
to the array accesses performed since the last access of the
same array element.
The number of related array elements defines the stack
distance of the statement instances in the stack distance map.
We use the isl [38] implementation of the Barvinok algo-
rithm [40] to count the relations symbolically. The algorithm
computes the map cardinality by counting the points of the
range related to every point of the domain. The result of
the computation are quasi polynomials parametric in the
input dimensions of the map that evaluate to the number of
related range points. As the domain is not always homoge-
neous, the algorithm splits the map domain into pieces that
consist of a quasi polynomial and the subdomain of the map
domain where the polynomial is valid. After counting the
stack distance map, the distance set
D = {|A ◦ (F ∩ B)|}
contains pieces with quasi polynomials parametric in the
schedule input dimensions that for a subdomain of the iter-
ation domain evaluate to the stack distance. The pieces do
not overlap and together cover the full iteration domain. For
our example program, the distance set
D = {S1(j) → j + 1 : 0 ≤ j < 4}
contains one piece with the polynomial S1(j) → j + 1 and
the domain 0 ≤ j < 4 covering the entire iteration domain.
cache lines and multi-dimensional arrays An adapted
access map A that relates statement instances to cache lines
instead of array elements suffices to support cache lines and
multi-dimensional arrays. Let us assume our example pro-
gram initializes the diagonal elements of a two-dimensional
array M(i, i). Then the access map
A = {S0(i) → M(i, c = ⌊i ∗ E/L⌋)}
models the accessed cache lines given the size of the array
elements E and cache line size L in bytes. We replace the
innermost dimension of the array access with the cache line
index c , which multiplies the array index with the element
size and divides the result by the cache line size. As a result,
accesses of neighboring array elements map to the same
cache line. The outer dimensions of the array index remain
unchanged since we assume the innermost dimension is
cache line aligned and padded to an integer multiple of the
cache line size. This restriction can be lifted at the expense
of a more complex formulation.
multiple memory accesses per statement An extension
of the schedule S and the access map A with an additional
schedule dimension that orders the memory accesses of the
statements allows us to model more than one memory access
per statement. Let us assume the statement S0 of the example
program reads the array element I(i) and writes the result
to the array element M(i). We then extend the schedule
S = {S0(i,a) → (0, i,a); S1(j,a) → (1, j,a)}
with the access dimension a that orders the memory accesses
of the statement. Then the access map
A = {S0(i, 0) → I(i); S0(i, 1) → M(i); S1(j, 0) → M(3 − j)}
assigns every array access to a unique statement instance
since the access dimension enumerates the array accesses
of every statement in the order provided by the compiler
front end. The extended schedule executes only one array
access per statement instance and thus requires no further
modifications of the stack distance computation.
The output of the stack distance computation is a set of
polynomials that defines the backward stack distance for
every array access of the static control program.
3.2 Counting the Capacity Misses
All memory accesses with stack distance larger then the
cache size count as capacity miss. As discussed in Section 3.1,
the stack distance computation splits the iteration domain
into pieces. Each piece defines the stack distance for a subdo-
main of the iteration domain. To obtain the capacity misses,
we count for every piece the points of the subdomain for
which the polynomial evaluates to a stack distance larger
than the cache size.
The piece with polynomial S1(j) → j + 1 and domain
0 ≤ j < 4 defines the stack distance for the entire iteration
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P = {S0(i,j) → i+j2 : i,j=[0..3]}
(0,2) (1,2) (2,2)
(0,1) (1,1) (2,1)
(0,0) (1,0) (2,0)
2
1
0
E = {j : j=[0..3]}
Pj=0 = {S0(i) → i+0 : i=[0..3]}
Pj=1 = {S0(i) → i+1 : i=[0..3]}
Pj=2 = {S0(i) → i+4 : i=[0..3]}
0 1 2
0 1 2
0 1 2
πi
Figure 6. To count the non-affine piece P, we project out
the affine i-dimension to obtain the enumeration domain E.
We next bind the j-dimension of the piece P to the j-values
in the enumeration domain and separately count the cache
misses for the resulting affine pieces Pj=0, Pj=1, and Pj=2.
domain of our example program. The cache miss set
M = {S1(j) : j + 1 > C ∧ 0 ≤ j < 4}
contains all points of the piecewith stack distance larger than
cache size C which means the cardinality of the cache miss
set |M| is equal to the number of capacity misses. Assuming
cache size two, the cache miss set contains the statement
instances S1(2) and S1(3) that cause two capacity misses.
The distance set specifies the stack distance for all program
statements. To count the capacity misses per statement, we
split the distance set by statement and compute the cache
misses separately. Without loss of generality, we discuss the
cache miss computation for a statement S0.
The Barvinok algorithm also computes the set cardinality
by counting the points symbolically. We use the algorithm to
count affine cache miss sets and resort to explicit enumera-
tion for non-affine sets. As explicit enumeration is expensive,
we only enumerate the non-affine polynomial dimensions
and count the affine dimensions symbolically. This partial
enumeration technique splits cache miss sets into pieces with
affine lower-dimensional polynomials. Figure 6 demonstrates
the technique for an example polynomial with non-affine
j-dimension. Section 3.3 discusses further techniques to split
non-affine pieces into multiple affine pieces.
Algorithm 1 counts the total number of cache misses T
given the distance set D of the program. The algorithm enu-
merates all pieces P of the distance set (lines 2-12). Every
piece P consists of a polynomial and a domain that define
the stack distance of a memory access for a subdomain of the
iteration domain. If the polynomial of the piece P is affine we
count the cache misses symbolically (lines 3-4), otherwise
the partial enumeration projects the non-affine dimensions
out of the domain of the piece P and enumerates all points
of the resulting non-affine enumeration domain E (lines 6-9).
For every such point pt, we bind the non-affine dimensions
of the piece P to the coordinates of the point pt and count
the cache misses of the affine piece Ppt symbolically. Figure 6
illustrates the splitting of non-affine pieces (lines 6-9).
Algorithm 1: counting the capacity misses
input :D distance set of pieces
output :T total number of cache misses
parameter :C cache size
1 T← 0
2 foreach P in D do
3 if isPieceAffine(P) then
4 T← T + countAffinePiece(P, C)
5 else
6 E←getNonAffineDomain(P)
7 foreach pt in E do
8 Ppt ←bindNonAffineDimensions(P, pt)
9 T← T + countAffinePiece(Ppt, C)
10 end
11 end
12 end
13 return T
The method countAffinePiece counts the cache misses of
the piece P with affine stack distance polynomial. A polyno-
mial is affine if its degree is zero or one. We first compute
the cache miss set
M = {S0(i0, . . . , in) : Pp (i0, . . . , in) > C ∧ (i0, . . . , in) ∈ PD }
where Pp denotes the polynomial and PD the domain of
the piece P. The cache miss set contains all memory ac-
cesses with stack distance larger than cache sizeC . To count
the cache misses, we compute the cardinality |M| using the
Barvinok algorithm.
The method getNonAffineDomain projects all points of the
piece P to the non-affine dimensions to obtain the enumera-
tion domain E. For example, Figure 6 projects the piece
P = {S0(i, j) → i + j2 : 0 ≤ i < 3 ∧ 0 ≤ j < 3}
which contains the quadratic term j2. We project the points
to the non-affine j-dimension to compute the enumeration
domain E = {j : 0 ≤ j < 3}. The enumeration always
spans all dimensions with degree larger than one. But the
polynomial may also contain product terms with multiple
dimensions. We then greedily select the dimensions that
conflict with most other dimensions. For example, if the
polynomial contains the products ij and ik we enumerate
the i-dimension since it conflicts with both other dimensions.
Themethod bindNonAffineDimensions binds the non-affine
dimensions of the piece P to the values of the point pt. For
example, Figure 6 binds the j-dimension of the piece
P = {S0(i, j) → i + j2 : 0 ≤ i < 3 ∧ 0 ≤ j < 3}
to the value two and obtains the piece
Pj=2 = {S0(i) → i + 4 : 0 ≤ i < 3}
which we can count with the method countAffinePiece.
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(0,1) (1,1)
(2,1)
(0,0) (1,0)
(2,0)
Pi%3<2 = {S0(i,j) → 0 j : i%3<2 
ᴧ i=[0..2] ᴧ j=[0..1]}
Pi%3=2 = {S0(i,j) → 1 j : i%3=2 
ᴧ i=[0..2] ᴧ j=[0..1]}(0,1) (1,1) (2,1)
(0,0) (1,0) (2,0)
P = {S0(i,j) → (⌊(1+i)/3⌋-⌊i/3⌋) j :
i=[0..2] ᴧ j=[0..1]}
Figure 7. Equalization replaces the non-affine piece P with
the affine pieces Pi%3<2 and Pi%3=2 to model a stack distance
that varies at the last cache line offset.
(0,1) (1,1) (2,1)
(0,0) (1,0) (2,0)
P = {S0(i,j) → (i-3⌊i/3⌋) j : 
i=[0..2] ᴧ j=[0..1]}
Pi%3=1 = {S0(i,j) → 1 j : i%3=1 
ᴧ i=[0..2] ᴧ j=[0..1]}
(0,1)
(0,0)
Pi%3=0 = {S0(i,j) → 0 j : i%3=0 
ᴧ i=[0..2] ᴧ j=[0..1]}
(2,1)
(2,0)
Pi%3=2 = {S0(i,j) → 2 j : i%3=2 
ᴧ i=[0..2] ᴧ j=[0..1]}
(1,1)
(1,0)
Figure 8. Rasterization replaces the non-affine piece P with
the affine pieces Pi%3=0, Pi%3=1, and Pi%3=2 to model a stack
distance that varies at every cache line offset.
The counting algorithm works for all static control pro-
grams and avoids complete enumeration except all dimen-
sions are non-affine.
3.3 Eliminating Non-Affine Terms
Many stack distance polynomials contain non-affine terms
that prevent fast symbolic counting. We develop rewrite
strategies that eliminate non-affine terms containing floor
expressions. The floor expressions themselves are quasi-
affine but often appear in products with other non-constant
operands modeling effects such as the stack distance varia-
tion for different cache line offsets. We specialize the stack
distance polynomials for different cache line offsets to make
them affine which enables the efficient symbolic counting.
The floor expressions of some polynomials differ only by
a constant offset. For example, the piece
P = {S0(i, j) ← (⌊(1 + i)/3⌋−⌊i/3⌋)j : 0 ≤ i < 3∧0 ≤ j < 2}
contains the floor expressions ⌊(1 + i)/3⌋ and ⌊(i)/3⌋. The
two floor expressions are equal except if i modulo three
is equal to two. Then the second floor expression is larger
by one. The difference of the two floor expressions thus
evaluates to zero for the first two elements and to one for
the last element of every cache line. Figure 7 shows how to
introduce simplified polynomials for the first two and the
last element of every cache line. This equalization technique
splits the cache line in multiple regions that typically contain
more than one element.
The polynomials may also contain terms with the plain
variable and other terms which compute the floor of the
variable. For example, the piece
P = {S0(i, j) → (i − 3 ⌊i/3⌋)j : 0 ≤ i < 3 ∧ 0 ≤ j < 2}
contains the floor expression 3 ⌊i/3⌋ which is equal to i ex-
cept for a constant that depends on the cache line offset.
Figure 8 shows how to replace the polynomial with one sim-
plified polynomial per cache line offset. This rasterization
technique enumerates all cache line offsets.
We apply the two floor elimination techniques in the order
of presentation and only keep the results if the degree of at
least one simplified polynomial is lower than the degree of
the original polynomial.
3.4 Counting the Compulsory Misses
All memory accesses that touch a cache line for the first time
are compulsory misses.
As the array M of our example program is initialized by
the statement S0, the first map
F = {M(i) → S0(i) : 0 ≤ i < 4}
relates every array element to the statement instance that
accesses the element first whichmeans the cardinality |Fdom |
of the first map domain counts the compulsory misses.
The compulsory misses are the memory accesses with
lexicographically minimal schedule value. The first map
F = S−1 ◦ lexmin(S ◦ A−1)
thus selects for every memory access the lexicographically
minimal relation of the composition S ◦ A−1 that relates
memory accesses to schedule values and composes the result
with the inverse schedule S−1 to obtain the related statement
instances. The composition with the inverse schedule allows
us to intersect the range of the first map with the iteration
domain of the individual statements to count the compul-
sory misses per statement. For our example program, the
composition
S ◦ A−1 = {M(i) → (0, i) : 0 ≤ i < 4;
M(j) → (1, 3 − j) : 0 ≤ j < 4}
contains two accesses for every array element. The lexmin
operator removes the second access due to the lexicographi-
cally larger schedule value. After the composition with the
inverse schedule S−1, we use the Barvinok algorithm to count
the compulsory misses |Fdom |.
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Figure 9. Cache misses and hits predicted by HayStack compared to the measured cache misses (median of 10 measurements)
for the PolyBench kernels with the prediction error relative to the number of memory accesses on top.
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(a) L1 cache (fully associative)
0
10
20
er
ro
r [
%
]
2m
m
3m
m ad
i
at
ax bic
g
ch
ole
sk
y
co
rre
lat
ion
co
va
ria
nc
e
de
ric
he
do
itg
en
du
rb
in
fd
td
-2
d
flo
yd
-w
ar
sh
all
ge
m
m
ge
m
ve
r
ge
su
m
m
v
gr
am
sc
hm
idt
he
at
-3
d
jac
ob
i-1
d
jac
ob
i-2
d lu
lud
cm
p
m
vt
nu
ss
ino
v
se
ide
l-2
d
sy
m
m
sy
r2
k
sy
rk
tri
so
lv
trm
m
0
25
50
75
100
ac
ce
ss
es
 [%
]
e(g)=0.4%
hits
misses
measured
(b) L1 cache (8-way associative)
Figure 10. Cache misses and hits simulated by Dinero IV compared to the measured cache misses (median of 10 measurements)
for the PolyBench kernels with the prediction error relative to the number of memory accesses on top.
3.5 Computational Complexity
All compute-heavy parts of our cache model perform Pres-
burger arithmetic that in general is known to have very high
computational complexity [21, 30]. The established complex-
ity bounds range from polynomial time decidable [26] for
expressions with fixed dimensionality and only existential
quantification to double exponential [19] for arbitrary ex-
pressions. Haase [21] presents further results that show a
complexity increase with the dimensionality and the number
of quantifier alternations of the Presburger expression.
The Presburger relations computed by our cache model
have only existential quantification and the dimensionality
is limited by the loop depth suggesting polynomial complex-
ity. Yet, the cache model may introduce further variables to
model divisions or modulo operations making the complex-
ity exponential in the number of dimensions.
Although the cache model has exponential worst-case
complexity, the empirical performance evaluation presented
in Section 4.3 shows that our cache model performs well for
typical input programs. The dimensionality of the observed
Presburger relations remains limited since most real-world
programs do not make extensive use of branch conditions
and index expressions that result in integer divisions or mod-
ulo operations.
4 Evaluation
We next evaluate the performance of HayStack and compare
its accuracy to simulated and measured results.
4.1 Setup and Methodology
We evaluate on a test system with two 18-core Intel Xeon
Gold 6150 processors. Every core has a 32KiB L1 cache (8-
way set associative) and an inclusive 1MiB L2 cache (16-way
set associative). The non-inclusive 18x1.375MiB L3 cache
(11-way set associative) is shared among all cores. A non-
inclusive cache may and an inclusive cache has to duplicate
all cache lines stored by the lower-level caches. All caches
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load the cache line before writing (write-allocate) and for-
ward the write only if the cache line is evicted (write-back).
We compile with GCC 6.3 and use the Dinero IV cache
simulator [17] to compute and the PAPI-C library [34] to
measure the number of cache misses. We evaluate the model
for a number of different kernels. PolyBench 4.2.1-beta [32]
is a collection of static control programs that implement
algorithmic motifs from scientific computing. If not stated
otherwise the PolyBench experiments use the default con-
figuration (large) and the model emulates fully associative
L1 and L2 caches with the capacities of the test system.
All performance measurements run single-threaded us-
ing only one core of the test system. To quantify measure-
ment noise, the execution times show the median and the
non-parametric 95% confidence intervals [24] of 10 measure-
ments.
4.2 Accuracy Overview
All mathematical models are a trade-off between accuracy
and complexity. A static cache model cannot predict dynamic
measurement noise for example due to concurrent code exe-
cution. We aim at an accurate prediction of the cache misses
without modeling too many implementation details.
A comparison to measurements on a real system is the
main benchmark for every cache model. To measure the
cache misses, we compile the PolyBench [32] kernels with
PAPI [34] support using GCC optimization level O2. Poly-
Bench [32] flushes the caches before every kernel execution
which allows us to measure compulsory and capacity misses.
We collect the counters PAPI_L1_DCM and PAPI_L2_DCM that
sum the data cache misses for the L1 and L2 caches, respec-
tively. Figure 9 compares the sum of the compulsory and
capacitymisses predicted byHayStack to themeasured cache
misses shown by black lines. Most kernels cause more cache
misses than predicted which is expected since we model ide-
alized fully associative caches with LRU instead of pseudo-
LRU replacement policy. We also do not consider possible
overfetch due to the hardware prefetchers. To quantify the
error, Figure 9 shows for every kernel the prediction error
relative to the total number of memory accesses computed
by the model. Most kernels have low single digit prediction
errors with a geometric mean error of 0.6% and 0.2% for the
L1 cache and the L2 cache, respectively. Only doitgen and
gramschmidt have prediction errors above 10%.
We also execute the PolyBench kernels with Dinero IV [17]
to simulate the number of cache misses with full associativ-
ity and with the associativity of our test system. Figure 10
compares the sum of the simulated compulsory, capacity,
and conflict misses to the measured cache misses shown by
black lines. We observe that the simulation results for the
fully associative L1 cache qualitatively agree with the model.
All simulation results are within 0.1% of the model for the L1
cache and within 3% of the model for the L2 cache (relative
to the total number of memory accesses). We conclude that
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Figure 11. Execution times for the main components of
HayStack compared to the number of separately counted
pieces for the PolyBench kernels sorted by execution time.
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Figure 12. Execution times for the extra large (XL), large
(L), and medium (M) problem sizes of PolyBench compared
to the number of counted pieces.
our design decisions of padding the innermost dimension of
multi-dimensional arrays, discussed in Section 3.1, and mod-
eling only array accesses and not scalar accesses, discussed
in Section 2.2, have no significant impact on the accuracy of
the model. The simulation results with test system associa-
tivity eliminate the error for the doitgen kernel. We conclude
that modeling set associativity is only relevant for one of
the PolyBench kernels. The error of the remaining kernels
is dominated by other error sources such as the difference
between LRU and pseudo-LRU replacement policy that are
neither considered by the simulator nor by the model.
HayStack reproduces the simulation results for full asso-
ciativity and the associativity mismatch compared to the test
system does not dominate the modeling error.
4.3 Performance Overview
We next analyze the performance of HayStack and its sensi-
tivity to model parameters such as the problem size or the
number of cache hierarchy levels.
Two components dominate the model execution time: 1)
the stack distance computation discussed in Section 3.1 and
2) the capacity miss counting discussed in Section 3.2. Fig-
ure 11 shows the cost of the two components compared to the
total model execution times for the PolyBench kernels. The
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Figure 13. Comparison of the execution times when model-
ing one, two, or three cache hierarchy levels.
analysis of most kernels terminates within 5 seconds (jacobi-
1d to heat-3d) while the more expensive kernels take up to
20 seconds (adi to cholesky). The capacity miss counting
dominates the cost of the expensive kernels. When counting
the capacity misses, the partial enumeration and to a lesser
extend the equalization and rasterization, discussed in Sec-
tion 3.3, split the iteration domain into pieces with affine
stack distance polynomials that support symbolic counting.
The solid line in Figure 11 shows the number of counted
pieces. We observe that the expensive kernels require more
splits due to non-affine stack distance polynomials and that
the counting costs correlate with the number of pieces.
Other than for a cache simulator, the model execution
time is not proportional to the number of memory accesses.
Figure 12 shows the model execution times for the three
largest PolyBench problem sizes. The large (L) and the extra
large (XL) problem size perform roughly 100 and 1000 times
more memory access than the medium (M) problem size,
respectively. Yet, the execution times remain constant for
a majority of the kernels. Only the execution times of the
expensive kernels increase since the partial enumeration
requires more splits. The number of counted pieces, shown
by the solid, dashed, and dotted lines in Figure 12, correlate
with the cost increase for the larger problem sizes. Even for
the expensive kernels, the increase of the execution time is
not proportional to the number of memory accesses since
we enumerate only the non-affine dimensions of the stack
distance polynomials.
When counting the cache misses for multiple cache hier-
archy levels, we reuse the stack distance polynomials and
enumerate the non-affine dimensions only once. The count-
ing of the individual pieces is the only step repeated for every
cache size. As the Barvinok algorithm [40] supports paramet-
ric counting, we can count the capacity misses parametric in
the cache size which avoids any additional overhead when
modeling additional cache hierarchy levels. We benchmark
the non-parametric version of the code as it runs faster even
whenmodeling three cache hierarchy levels. Figure 13 shows
minor increases of the total execution time for two and three
cache hierarchy levels.
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Figure 14. Speedup due to equalization, rasterization, and
partial enumeration. All kernels without speedup (gray bars)
are not included in the geometric mean. Only few kernels
run fast without any optimization (gray labels).
Table 1. Number of non-affine polynomials with zero, one,
or two affine dimensions.
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0d-affine 3 4 3 7
1d-affine 7 11 3 3 6 4 48 52 2 18
2d-affine 1 59 85 1 1 27 20 48
The partial enumeration, discussed in Section 3.2, com-
bines enumeration of the non-affine dimensions with sym-
bolic counting of the affine dimensions. Figure 14 compares
partial enumeration to the explicit enumeration of all points.
When considering only kernels with non-affine stack dis-
tance polynomials, we measure a geometric mean speedup
of 12.4x with pieces that contain 4,400 points on average.
The more points per piece the bigger the efficiency gain due
to our hybrid counting approach. We still require explicit
enumeration for all non-affine polynomials without affine
dimension. Table 1 shows that most non-affine polynomials
have at least one affine dimension. For these polynomials,
partial enumeration reduces the asymptotic complexity of
the capacity miss counting.
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Figure 15. Speedup of HayStack compared to PolyCache and Dinero for the PolyBench 3.2 and 4.2.1 kernels, respectively.
As discussed by Section 3.3, the floor elimination tech-
niques simplify non-affine stack distance polynomials with
less splits than partial enumeration but are less generic and do
not apply to all polynomials. Figure 14 shows the speedups
for equalization compared to a baseline without equalization
and rasterization. We disable both techniques since otherwise
rasterization optimizes the polynomials normally handled
by equalization. We observe a geometric mean speedup of
1.9x for the kernels that benefit. Figure 14 also compares the
speedups for rasterization to a baseline without rasterization.
We measure a geometric mean speedup of 1.9x for cholesky,
lu, ludcmp, nussinov, and seidel-2d. Overall the floor elimi-
nation techniques reduce the number of counted pieces by
more than 80% which results in bigger pieces with better
counting performance.
A majority of the kernels perform well independent of
problem size and number of cache hierarchy levels. Yet, the
model execution times for kernels with non-affine polynomi-
als are higher and problem size dependent. We mitigate this
with efficient enumeration and floor elimination techniques.
4.4 Comparison to PolyCache and Dinero
The polyhedral cache model PolyCache [2] and the cache
simulator Dinero IV [17] are alternative cachemodeling tools.
We compare their performance to HayStack.
PolyCache models set associative caches with an LRU
replacement policy. We compare to the published results
that show the performance for the default problem size of
PolyBench 3.2 and adapt the configuration of our model to
match the cache sizes of the published experiments (32KiB
of L1 cache and 256KiB of L2 cache). The only difference
is that we model fully associative caches instead of 4-way
associative caches. Figure 15a shows an average speedup of
21x (geometric mean) of HayStack compared to PolyCache
even though PolyCache computes the cache misses for all
1024 cache sets in parallel.
Dinero IV is a trace driven cache simulator which means
the expected simulation cost are proportional to the number
of memory accesses (Figure 1). Figure 15b shows the speedup
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Figure 16. Execution times for the main components of
HayStack for tiled versions of the PolyBench kernels. A few
kernels (gray labels) have no rectangular tiling.
of HayStack compared to the Dinero IV simulation times
that include the trace generation with QEMU [3]. Dinero IV
simulates the associativity of our test system while we model
fully associative caches. As simulation and model run sin-
gle core, the execution times are comparable. We measure
an average speedup of 370x (geometric mean) for the large
problem size that would be even bigger for the extra large
problem size. Simulating full associativity further increases
the average simulation time by factor 2.2x (geometric mean).
PolyCache models cache behavior in-depth, which allows
developers to analyze the effects of set associativity and
different write policies, but its high accuracy can make it
costly to compute. Dinero IV works for small problem sizes
but the cost increase for realistic problem sizes is dramatic.
4.5 Performance for Tiled Codes
A tiled code decomposes the iteration domain into tiles and
executes tile-by-tile to improve the spacial locality. Tiling
can double the loop nest depth which allows us to evaluate
our approach for more complex codes. At the same time,
estimating the benefits of tiling or even selecting optimal
tile sizes is an important application for a cache model.
We employ the PPCG [39] source-to-source compiler to
tile all PolyBench kernels with tile size 16. We limit the sum
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of all scheduling coefficients to one and disable loop fusion
to obtain a rectangular tiling without loop skewing (time-
tiling). All kernels except for jacobi-1d, durbin, seidel-2d,
and nussinov have a rectangular tiling. Figure 16 shows the
model execution times for the tiled kernels. Tiling makes
the cache miss computation more expensive. Especially the
stack distance computation of the head-3d kernel runs long.
We attribute the cost increase to the more complex iteration
domains and memory access patterns.
Tiling increases the model execution times but for a ma-
jority of the kernels the cache miss computation still takes
only a few seconds.
5 Related Work
Cache behavior analysis is a prerequisite when tuning for the
memory hierarchy. We distinguish three main approaches:
1) simulation, 2) profiling, and 3) analytical modeling.
Simulators Dinero [17] and CASPER [25] are examples of
trace-based cache simulators that compute the cache misses
for the full memory hierarchy. Sniper [10] and gem5 [7]
have a broader scope and simulate the full system including
the caches. All simulators execute the program to count the
cache misses which means the simulation costs are propor-
tional to the number of executed memory accesses.
Profiling Multiple works discuss the analysis of memory
access traces to extract locality metrics. Mattson et al. [29]
compute the stack distance using a linked list and derive
the cache hit rate for different cache sizes. Tree based imple-
mentations [4, 31, 33] reduce the cost of the stack distance
computation. Kim et al. [28] apply hashing and approxi-
mation to increase the efficiency. Ding et al. [15] discuss
tree based approximate algorithms that reduce the time and
space complexity of the stack distance computation and pre-
dict the stack distance histogram for arbitrary problem sizes
given training inputs for few different problem sizes. Eklov et
al. [16] sample the reuse distance for a few memory accesses
and employ statistics to estimate stack distances and cache
miss ratio. Xiang et al. [43] discuss five different locality
metrics and show how to derive miss rate and reuse distance
given the a single measure called average footprint which
they compute with an efficient linear time algorithm [42]. A
disadvantage of the profiling approaches is the acquisition
and the handling of the large program traces. Chen et al. [14]
sample the reuse time during compilation which allows them
to estimate the cache miss ratio of complex loop nests.
Analyticalmodels Agarwal et al. [1] develop an analytical
model that uses parameters extracted from the program trace.
Harper et al. [22] model set associative caches for regular
loop nests. Cost models [8, 11, 27] allow compilers to decide
if data-locality transformations are beneficial. All of these
models only approximate the number of cache misses.
Ferdinand et al. [18] use abstract interpretation to model
set associative LRU caches.Model-checking [13, 35] increases
the accuracy of this analysis that distinguishes always hit,
always miss, and not classified. Touzeau et al. [36] show how
to attain high accuracy without costly model-checking. The
abstract interpretation approaches are complementary to our
cache model since they support dynamic control flow but
approximate the cache misses of loop nests by classifying all
instances of a memory access at once.
Ghosh et al. [20] derive cache miss equations to count
the cache misses for perfect loop nests with data dependen-
cies represented by reuse vectors [41]. Assuming an LRU
replacement policy, a cache miss occurs if the number of
solutions to a cache miss equality exceeds the cache associa-
tivity. Counting the solutions for every point of the iteration
domain is expensive. Vera and Xue et al. [37, 44] thus sample
the iteration domain to speedup the cache miss computation
which allows them to perform approximate whole-program
analysis. Cascaval et al. [9] compute the stack distance his-
togram symbolically for perfect loop nests with uniform
data dependencies. They model fully associative caches with
an LRU replacement policy and use statistics to model set
associative caches. Chatterjee et al. [12] use Presburger for-
mulas to express the set of compulsory and capacity misses
of imperfect loop nests for associative caches. At the time,
their approach was limited to small problem sizes and low
associativity since the computation of analytical results for
realistic hardware and even small benchmarks kernels was
prohibitively complex. While Beyles et al. [6] did not address
the cachemiss problem, they use analytically computed stack
distance to generate cache hints at runtime. Their stack dis-
tance computation, extended by our cache miss counting
technique for non-affine polynomials, is the foundation of
our cache model. PolyCache [2] presented the first analytical
approach fast enough to compute the cache behavior of static
control programs for interesting benchmark kernels and re-
alistic hardware parameters. Its analytical model relates for
every cache set successive accesses of distinct cache lines
and repeatedly removes the shortest relations to model set
associativity with LRU replacement policy. While PolyCache
also uses symbolic counting techniques to avoid a complete
enumeration of the computation, its complexity increases
with high associativity. Our work provides a fast analytical
model for fully associative caches and shows that fully as-
sociative models introduce only small errors compared to
measurements on actual hardware.
6 Conclusion
As memory behavior depends on the cache state, under-
standing the cost of memory accesses is much more difficult
than understanding the cost of arithmetic instructions. With
HayStack, we close this gap by providing developers with ac-
curate information about the interaction of memory accesses
with the large and deep cache hierarchy of modern proces-
sors. HayStack allows the programmer to predict memory
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access costs accurately and to develop programs well opti-
mized for the memory hierarchy. When striving for ultimate
performance, both a good baseline and an accurate surrogate
model accelerates empirical tuning. As a result, cache-aware
program optimization becomes accessible.
Responsiveness is key for the adoption of any cache model.
We demonstrate excellent often problem size independent
response times that for the first time make analytical cache
modeling practical. In addition, the cache size independent
costs allow our model to easily scale to future hardware.
We show the practicality of our deliberate decision against
high fidelity and in favor of a generic fully associative cache
model. The proposed model is robust to memory layout
choices and hardware implementation details and yet reaches
very high accuracy on real hardware across a wide range of
computations.
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